A new four-phase clock generator for the four-phase charge pumping circuits for very low supply voltages using 0.5pm double poly CMOS technology to generate high boosted voltages is presented. With the new clock generator, the ten-stage charge pump can efficiently pump to 9V at supply voltage of 1V.
INTRODUCTION
It is well know that the charge pumping circuit plays a very important role in memory circuits. For example, SRAM and DRAM may require higher voltage than the supply voltages on the gate to reduce the delay during read. For flash memories, very high positive and negative voltages are also required for programming or erasing the cells [l] , [2] . However, as devices shrink to deep submicron, the supply voltages are also reduced. The pumping efficiency of conventional charge pumps degrades significantly. In fact, there is no gain after certain pumping stages due to body effects.
Most of charge pumps are based on Dickson [3] using MOS transistors. However, the threshold voltage and body effects limit the stages to be cascaded. Various design methods have been proposed to enhance the pumping gain. For example, Wu and Chang [4] utilize the charge transfer switches, but the threshold voltage still limits the performance at low voltage. A specially substrate-connected method [5] proposed by our group overcomes these problems, but it requires triple well processes. A charge pump using cross-coupled pairs of NMOS transistors [6] has been claimed to be simple, but the pumping gain still degraded significantly for long cascaded stages at low voltage, such as 1V.
The four-phase charge pump using a special fourphase clock can increase the pumping gain by increasing the gate voltages, so the gain degradation due to threshold voltage can be alleviated. However, the threshold voltage limitation for very low supply voltages, such as lV, is still happened. In this paper, a practical and simple four-phase generator is proposed. It efficiently pumps the circuit with little degradation of pumping gain per stage even at IV of supply voltage.
CLOCK SCHEME
Figs. 1 and 2 illustrate the 4-phase 4-stage charge pumping circuits using MOS transistors, Msl to Ms, plus Rj, [2] and resistors, R I to R5, [ l ] to transfer voltages to the gates of the major pumping transistors, M 1 to M5. C to CJ are large coupling capacitors with the same values. All the substrate terminals are grounded for the standard CMOS technology. Note that C I to C, are much larger than Csl to Cs5 in order to have high drivability at the boosted output node. Furthermore, to have more extra gain, R5 is connected between the drain and the gate of M in the output stage instead of diode connected MOS of M5. The amplitudes of O2 and Q, can be easily doubled, since the capacitors, Cs, to Csj, are much smaller than C1 to C4 and CL. Therefore, Q2 and @, do not need very strong drive capability. Park, et al. [7] have proposed to double the amplitudes of all the four phases. However, if we want to double the amplitudes of QI and Q3, the high drive capability will cost a lot of chip area and may make the circuits impractical.
NEW CLOCK GENERATOR
The 4-phase clocks in Fig. 3 can be easily implemented using single clock shown in Fig. 4 . The two t i s non-overlapped clocks can be generated at the outputs of NOR gates. From Fig. 3 
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PERFORMANCE EVALUTATION
The SPICE simulation using 0.5ym CMOS technology was performed. The threshold voltage (V,) of the NMOS is about 0.8V and that of PMOS is about -0.9V. The charge pump in Fig. 2 with the new 4-phase clock generator has the best result at low supply voltage. The coupling capacitors are lOpF (C, to C,) and 0.5pF (Csl to Cs5), respectively. The output load capacitor (C,) is 20pF. Fig. 7 demonstrates the waveforms of four-phase clocks generated from the circuits in Fig. 4 for IOMHz at Vdd= 1.1V. After the clocks are applied to the 4-stage charge pump in Fig. 2 , the waveform of the boosted output node is shown in Fig. 8. It can reach around 4 Fig. 4.) T~ compare the performance, the charge pumps using Figs. 1 and 2 with noma1 4-phase clocks are labeled as q p h -~o y and ''4ph-~3, respectively. The pump using ~i~.
2 with the new clock generator is denoted as "new". The pump using cross-coupled pairs of transistor [6] is also included as "CTOSS". Since every stage Of the "cross" pump has two coupled Capacitors, the two-stage "cross" pump is, equivalent to the four-stage 4-phase pump. Therefore, in Fig. 10, the data of odd stage "cross" pump is the average between the adjacent even stage ''CrOSS'' Pumps. Fig. 9 shows the boosted output voltages for 4-stage charge pumps at various supply voltages. The new method is always the best, while "4ph-MOS" is better than "4ph-R' at Vdd higher than 1.5V. Figs. 10 (a) and (b) plot output voltages as fiinctions of stage number at Vdd= 1V and l S V , respectively. The other circuits hardly have any pumping gain at Vdd=IV as the stage number is increased. For Vdd= 1 S V , the other pumps become more acceptable, but the new approach is still much better. Note that "4ph-MOS" can not pump to higher voltages for larger stage number because the MOS transistors, Msl to Ms5, in Fig. 1 suffer from body effect. Fig. 11 shows the influence of load current to the output voltages of ten-stage charge pumps for Vdd= 1 v at IOMHz. 
CONCLUSIONS
The new four-phase clock generator significantly enhances pumping gain of the four-phase charge pump for supply voltage close to the threshold voltage of MOS transistor. The simulated results show the boosted voltage could reach 9V using 10-stage charge pumps with 0.5pm CMOS technology at supply voltage of 1V. The similar approach may also be applied to PMOS transistors to generate boosted negative voltages. 
